

June 2013

# FSB117H / FSB127H / FSB147H mWSaver™ Fairchild Power Switch (FPS™)

## **Features**

## mWSaver™ Technology

- Achieve Low No-Load Power Consumption Less than 40 mW at 230 V<sub>AC</sub> (EMI Filter Loss Included)
- Meets 2013 ErP Standby Power Regulation (Less than 0.5 W Consumption with 0.25 W Load) for ATX Power and LCD TV Power
- Eliminate X-Cap Discharge Resistor Loss with AX-CAP™ Technology
- Linearly Decreased Switching Frequency at Light-Load Condition and Advanced Burst Mode Operation at No-Load Condition
- 700 V High-Voltage JFET Startup Circuit to Eliminate the Startup Resistor Loss

## **Highly Integrated with Rich Features**

- Internal Avalanche-Rugged 700 V SenseFET
- Built-in 5 ms Soft-Start
- Peak-Current-Mode Control
- Cycle-by-Cycle Current Limiting
- Leading-Edge Blanking (LEB)
- Synchronized Slope Compensation
- Proprietary Asynchronous Jitter to Reduce EMI

### **Advanced Protection**

- Internal Overload / Open-Loop Protection (OLP)
- V<sub>DD</sub> Under-Voltage Lockout (UVLO)
- V<sub>DD</sub> Over-Voltage Protection (OVP)
- Constant Power Limit (Full AC Input Range)
- Internal Auto Restart Circuit (OLP, V<sub>DD</sub> OVP, OTP)
- Internal OTP Sensor with Hysteresis
- Adjustable Peak Current Limit

## Related Resources

- Evaluation Board: FEBFSB127H\_T001
- Fairchild Power Supply WebDesigner Flyback Design & Simulation - In Minutes at No Expense

# Description

The FSB-series is a next-generation, green-mode Fairchild Power Switch (FPS™) incorporating Fairchild's innovative mWSaver™ technology, which dramatically reduces standby and no-load power consumption, enabling conformance to all worldwide Standby Mode efficiency guidelines. It integrates an advanced current-mode pulse width modulator (PWM) and an avalancherugged 700 V SenseFET in a single package, allowing auxiliary power designs with higher standby energy efficiency, reduced size, improved reliability, and lower system cost than previous solutions.

Fairchild Semiconductor's mWSaver™ technology offers best-in-class minimum no-load and light-load power consumption. An innovative AX-CAP™ method, one of the five proprietary mWSaver™ technologies, minimizes losses in the EMI filter stage by eliminating the X-cap discharge resistors while still meeting IEC61010-1 safety requirement. mWSaver™ Green Mode gradually decreases switching frequency as load decreases to minimize switching losses.

A new proprietary asynchronous jitter decreases EMI emission and built-in synchronized slope compensation allows stable peak-current-mode control over a wide range of input voltage. The proprietary internal line compensation ensures constant output power limit over entire universal line voltage range.

Requiring a minimum number of external components, the FSB-series provides a basic platform that is well suited for the cost-effective flyback converter design with low standby power consumption.

## **Applications**

General-purpose switched-mode power supplies and flyback power converters, including:

- Auxiliary Power Supply for PC, Server, LCD TV, and Game Console
- SMPS for VCR, SVR, STB, DVD, and DVCD Player, Printer, Facsimile, and Scanner
- General Adapter
- LCD Monitor Power / Open-Frame SMPS

# **Ordering Information**

Part Number	SenseFET	Operating Temperature Range	Package	Packing Method
FSB117HNY	1 A, 700 V			
FSB127HNY	2 A, 700 V	-40°C to +105°C	8-Pin, Dual In-Line Package (DIP)	Tube
FSB147HNY	4 A, 700 V			

# **Application Diagram**




Figure 1. Typical Flyback Application

Table 1. Output Power Table<sup>(1)</sup>

Product	230 V <sub>AC</sub>	±15% <sup>(2)</sup>	85-265 V <sub>AC</sub>		
Product	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	Adapter <sup>(3)</sup>	Open Frame <sup>(4)</sup>	
FSB117H	10 W	15 W	9 W	13 W	
FSB127H	14 W	20 W	11 W	16 W	
FSB147H	23 W	35 W	17 W	26 W	

## Notes:

- 1. The maximum output power can be limited by junction temperature.
- 2. 230 V<sub>AC</sub> or 100/115 V<sub>AC</sub> with voltage doubler.
- 3. Typical continuous power in a non-ventilated enclosed adapter with sufficient drain pattern of printed circuit board (PCB) as a heat sink, at 50°C ambient.
- 4. Maximum practical continuous power in an open-frame design with sufficient drain pattern of printed circuit board (PCB) as a heat sink, at 50°C ambient.

#### **Internal Block Diagram** Drain 5 6,7,8 Line Voltage Sample Circuit Auto-Re-start - OLP Protection-OTP Brownout Protection HV Startup Internal BIAS VDD 2 UVLO Clock Soft-Start Comparator 12V/6V Soft-Start Green Mode Current-Limit Comparator $V_{\text{Limit}} \\$ GND PWM Comparato $V_{DD-OVP}$ 5.4V Slope Compensation Ō OSC2 Maximum Duty CycleLimit 3 FΒ

Figure 2. Block Diagram

OLP-

OLP Delay

OLP

Comparator


R≸

4.6V

I<sub>PK</sub>(▼)50μA

Current Limit Compensation

# **Pin Configuration**



F – Fairchild Logo

Z – Plant Code

X – 1-Digit Year Code

Y – 1-Digit Week Code

TT – 2-Digit Die Run Code

T – Package Type (N: DIP)

P – Y: Green Package

M – Manufacture Flow Code

Figure 3. Pin Configuration

# **Pin Definitions**

Pin#	Name	Description
1	GND	Ground. This pin internally connects to the SenseFET source and signal ground of the PWM controller.
2	VDD	Supply voltage of the IC. Typically the holdup capacitor connects from this pin to ground. Rectifier diode in series with the transformer auxiliary winding connects to this pin to supply bias during normal operation.
3	FB	Feedback. The signal from the external compensation circuit connects to this pin. The PWM duty cycle is determined by comparing the signal on this pin and the internal current-sense signal.
4	IPK	Adjust peak current. Typically a resistor connects from this pin to the GND pin to program the current-limit level. The internal current source (50 $\mu$ A) introduces voltage drop across the resistor, which determines the current limit level of pulse-by-pulse current limit.
5	HV	Startup. Typically, resistors in series with diodes from the AC line connect to this pin to supply internal bias and to charge the external capacitor connected between the VDD pin and the GND pin during startup. This pin is also used to sense the line voltage for brownout protection and AC line disconnection detection.
6		
7	Drain	SenseFET drain. This pin is designed to directly drive the transformer.
8		

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parame	eter	Min.	Max.	Unit	
V <sub>DRAIN</sub>	Drain Pin Voltage <sup>(5,6)</sup>			700	V	
		FSB117H		4.0		
$I_{DM}$	Drain Current Pulsed <sup>(7)</sup>	FSB127H		8.0	Α	
		FSB147H <sup>(9)</sup>		9.6		
		FSB117H		50		
E <sub>AS</sub>	Single Pulsed Avalanche Energy <sup>(8)</sup>	FSB127H		140	mJ	
		FSB147H		120		
$V_{DD}$	DC Supply Voltage			30	V	
$V_{FB}$	FB Pin Input Voltage		-0.3	7.0	V	
$V_{IPK}$	IPK Pin Input Voltage			7.0	V	
$V_{HV}$	HV Pin Input Voltage			700	V	
$P_D$	Power Dissipation (T <sub>A</sub> <50°C)			1.5	W	
TJ	Operating Junction Temperature		-40	Internally Limited <sup>(10)</sup>	°C	
T <sub>STG</sub>	Storage Temperature Range		-55	+150	°C	
TL	Lead Soldering Temperature (Wave	Soldering or IR, 10 Seconds)		+260	°C	
	Electrostatic Discharge Capability,	Human Body Model: JESD22-A114	5.50			
ESD	All Pins Except HV Pin	Charged Device Model: JESD22-C101	2.00		kV	
ESD	Electrostatic Discharge Capability,	Human Body Model: JESD22-A114	3.00		, KV	
	All Pins Including HV Pin	Charged Device Model: JESD22-C101	1.25			

#### Notes:

- 5. All voltage values, except differential voltages, are given with respect to the network ground terminal.
- 6. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- 7. Non-repetitive rating: pulse width is limited by maximum junction temperature.
- L=51 mH, starting T<sub>J</sub>=25°C.
- L=14 mH, starting T<sub>J</sub>=25°C.
- 10. Internally limited by Over-Temperature Protection (OTP). Refer to Total.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
R <sub>HV</sub>	Resistor Connect to HV Pin for Full Range Input Detection	150	250	kΩ

## **Thermal Resistance Table**

Symbol	Parameter	Тур.	Unit
$\theta_{JA}$	Junction-to-Air Thermal Resistance	86	°C/W
Ψл	Junction-to-Package Thermal Resistance <sup>(11)</sup>	20	°C/W

#### Note:

11. Measured on the package top surface.

# **Electrical Characteristics**

 $V_{DD}$ =15 V,  $T_A$ =25°C unless otherwise specified.

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
SenseFET	Section <sup>(12)</sup>						•
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage		I <sub>D</sub> =250μA, V <sub>GS</sub> =0 V	700			V
1	Zoro Coto Voltago Droip Curror	<b>.</b> +	V <sub>DS</sub> =700 V, V <sub>GS</sub> =0 V			50	
I <sub>DSS</sub>	Zero-Gate-Voltage Drain Currer	Ц	V <sub>DS</sub> =560 V, V <sub>GS</sub> =0 V, T <sub>C</sub> =125°C			200	μA
		FSB117H	V <sub>GS</sub> =10 V, I <sub>D</sub> =0.5 A		8.8	11.0	
$R_{DS(ON)}$	Drain-Source On-State Resistance <sup>(13)</sup>	FSB127H	V <sub>GS</sub> =10 V, I <sub>D</sub> =0.5 A		6.0	7.2	Ω
	reconstantes	FSB147H	V <sub>GS</sub> =10 V, I <sub>D</sub> =2.5 A		2.3	2.7	
		FSB117H			250	325	
$C_{ISS}$	Input Capacitance	FSB127H	V <sub>GS</sub> =0 V, V <sub>DS</sub> =25 V, f=1 MHz		550	715	pF
		FSB147H			450	500	
		FSB117H			25	33	
Coss	Output Capacitance	FSB127H	V <sub>GS</sub> =0 V, V <sub>DS</sub> =25 V, f=1 MHz		38	50	pF
		FSB147H			60	72	
		FSB117H			10	15	
C <sub>RSS</sub>	Reverse Transfer Capacitance		V <sub>GS</sub> =0 V, V <sub>DS</sub> =25 V, f=1 MHz		17	26	pF
		FSB147H			7	21	
		FSB117H			12	34	ns
$t_{\text{d(on)}}$	Turn-On Delay	FSB127H	V <sub>DS</sub> =350 V, I <sub>D</sub> =1.0 A		20	50	
		FSB147H			12	35	
		FSB117H			4	18	
t <sub>r</sub>	Rise Time	FSB127H	V <sub>DS</sub> =350 V, I <sub>D</sub> =1.0 A		15	40	ns
		FSB147H	10 1.07		20	50	
		FSB117H			30	70	ns
$t_{d(off)}$	Turn-Off Delay	FSB127H	V <sub>DS</sub> =350 V, I <sub>D</sub> =1.0 A	1	55	120	
		FSB147H	ן ייי – ייי		30	70	
		FSB117H			10	30	ns
t <sub>f</sub>	Fall Time	FSB127H	V <sub>DS</sub> =350 V, I <sub>D</sub> =1.0 A		25	60	
		FSB147H	1D-1.0 A		16	42	

Continued on the following page...

# **Electrical Characteristics** (Continued)

 $V_{DD}$ =15 V,  $T_A$ =25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit		
Control S	ontrol Section							
VDD Secti	on							
$V_{\text{DD-ON}}$	UVLO Start Threshold Voltage		11	12	13	V		
V <sub>DD-OFF1</sub>	UVLO Stop Threshold Voltage		5	6	7	V		
V <sub>DD-OFF2</sub>	I <sub>DD-OLP</sub> Enable Threshold Voltage		8	9	10	V		
$V_{\text{DD-OLP}}$	V <sub>DD</sub> Voltage Threshold for HV Startup Turn- On at Protection Mode		5	6	7	V		
I <sub>DD-ST</sub>	Startup Supply Current	V <sub>DD-ON</sub> – 0.16 V			30	μA		
I <sub>DD-OP1</sub>	Operating Supply Current with Normal Switching Operation	V <sub>DD</sub> =15 V, V <sub>FB</sub> =3 V			3.8	mA		
I <sub>DD-OP2</sub>	Operating Supply Current without Switching Operation	V <sub>DD</sub> =15 V, V <sub>FB</sub> =1 V			1.8	mA		
I <sub>DD-OLP</sub>	Internal Sinking Current	V <sub>DD-OLP</sub> + 0.1 V	30	60	90	μΑ		
$V_{\text{DD-OVP}}$	V <sub>DD</sub> Over-Voltage Protection		27	28	29	V		
t <sub>D-VDDOVP</sub>	V <sub>DD</sub> Over-Voltage Protection Debounce Time		70	140	210	μs		
HV Section	n							
I <sub>HV</sub>	Supply Current Drawn from HV Pin	HV=120 V <sub>DC</sub> , V <sub>DD</sub> =0 V with 10 μF	1.5		5.0	mA		
I <sub>HV-LC</sub>	Leakage Current after Startup	HV=700 V, V <sub>DD</sub> =V <sub>DD-OFF1</sub> +1 V			10	μA		
$V_{AC\text{-}ON}$	Brown-in Threshold Level (V <sub>DC</sub> )	DC Voltage Applied	105	110	115	V		
$V_{AC\text{-}OFF}$	Brownout Threshold Level (V <sub>DC</sub> )	to HV Pin through 200 kΩ Resistor		V <sub>AC-ON</sub> -10		V		
t <sub>UVP</sub>	Brownout Protection Time		0.8	1.2	1.6	S		
Oscillator	Section							
f <sub>OSC</sub>	Frequency in Nominal Mode	Center Frequency	94	100	106	- kHz		
iosc		Hopping Range	±4.0	±6.0	±8.0	NI IZ		
t <sub>HOP</sub>	Hopping Period <sup>(12)</sup>			20		ms		
f <sub>OSC-G</sub>	Green-Mode Frequency		20	23	26	kHz		
$f_{DV}$	Frequency Variation vs. V <sub>DD</sub> Deviation	V <sub>DD</sub> =11 V to 22 V			5	%		
$f_{\mathrm{DT}}$	Frequency Variation vs. Temperature Deviation <sup>(12)</sup>	T <sub>A</sub> =-40 to 105°C			5	%		

Continued on the following page...

# **Electrical Characteristics** (Continued)

 $V_{DD}$ =15 V,  $T_A$ =25°C unless otherwise specified.

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Feedback	Input Section		•		1		
A <sub>V</sub>	Internal Voltage Dividing Factor of	FB Pin <sup>(12)</sup>		1/4.5	1/4.0	1/3.5	V/V
Z <sub>FB</sub>	Pull-Up Impedance of FB Pin			15	21	27	kΩ
$V_{FB-OPEN}$	FB Pin Pull-Up Voltage		FB Pin Open	5.2	5.4	5.6	V
$V_{FB-OLP}$	FB Voltage Threshold to Trigger C Protection	pen-Loop		4.3	4.6	4.9	V
t <sub>D-OLP</sub>	Delay of FB Pin Open-Loop Protect	ction		46	56	66	ms
$V_{FB-N}$	FB Voltage Threshold to Exit Gree	n Mode	V <sub>FB</sub> is Rising	2.4	2.6	2.8	V
$V_{FB-G}$	FB Voltage Threshold to enter Gre	en Mode	V <sub>FB</sub> is Falling		V <sub>FB-N</sub> -0.2		V
V <sub>FB-ZDC</sub>	FB Voltage Threshold to Enter Zer State	ro-Duty	V <sub>FB</sub> is Falling	1.95	2.05	2.15	٧
V <sub>FB-ZDCR</sub>	FB Voltage Threshold to Exit Zero	-Duty State	V <sub>FB</sub> is Rising		V <sub>FB-ZDC</sub> +0.1		V
IPK Pin Se	ection						
V <sub>IPK-OPEN</sub>	IPK Pin Open Voltage			3.0	3.5	4.0	V
V <sub>IPK-H</sub>	Internal Upper Clamping Voltage of	of IPK Pin				3 <sup>(12)</sup>	V
$V_{IPK-L}$	Internal Lower Clamping Voltage of	of IPK Pin		1.5 <sup>(12)</sup>			V
I <sub>PK</sub>	Internal Current Source of IPK Pin	Internal Current Source of IPK Pin		45	50	55	μA
	Current Limit Plateau when IPK	FSB117H		0.72	0.80	0.88	
I <sub>LMT-FL-H</sub>	Pin Voltage is Internally Clamped	FSB127H	V <sub>IPK</sub> =3 V, Duty>40%	0.90	1.00	1.10	Α
	to Upper Limit	FSB147H	Buty 40 %	1.35	1.50	1.65	
		FSB117H			I <sub>LMT-FL-H</sub> -0.20		
I <sub>LMT-VA-H</sub>	Initial Current Limit when I <sub>PK</sub> Pin Voltage is Internally Clamped to Upper Limit	FSB127H	V <sub>IPK</sub> =3 V, Duty=0%		I <sub>LMT-FL-H</sub> -0.25		Α
	oppor Ellinic	FSB147H			I <sub>LMT-FL-H</sub> - 0.37		
	Current Limit Plateau when IPK	FSB117H		0.36	0.40	0.44	
I <sub>LMT-FL-L</sub>	Pin Voltage is Internally Clamped	FSB127H	V <sub>IPK</sub> =1.5 V,   Duty>40%	0.45	0.50	0.55	Α
	to Lower Limit	FSB147H	Daty 1070	0.67	0.75	0.83	
		FSB117H			I <sub>LMT-FL-L</sub> -0.10		
I <sub>LMT-VA-L</sub>	Initial Current Limit when I <sub>PK</sub> Pin Voltage is Internally Clamped to Lower Limit	FSB127H	V <sub>IPK</sub> =1.5 V, Duty=0%		I <sub>LMT-FL-L</sub> -0.12		А
		FSB147H			I <sub>LMT-FL-L</sub> - 0.18	T	

Continued on the following page...

# **Electrical Characteristics** (Continued)

 $V_{DD}$ =15 V,  $T_A$ =25°C unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
Current-Sen	se Section <sup>(14)</sup>		1			•	
t <sub>PD</sub>	Current Limit Turn-Off Delay			100	200	ns	
t <sub>LEB</sub>	Leading-Edge Blanking Time		230	280	330	ns	
t <sub>SS</sub>	Soft-Start Time <sup>(12)</sup>			5		ms	
GATE Section	on <sup>(14)</sup>						
DCY <sub>MAX</sub>	Maximum Duty Cycle		70			%	
Over-Tempe	Over-Temperature Protection Section (OTP)						
T <sub>OTP</sub>	Junction Temperature to trigger OTP <sup>(12)</sup>		135	142	150	°C	
$\Delta T_{OTP}$	Hysteresis of OTP <sup>(12)</sup>			25		°C	

## Notes:

- 12. Guaranteed by design; not 100% tested in production.
- 13. Pulse test: pulse width  $\leq$  300 µs, duty  $\leq$  2%.
- 14. These parameters, although guaranteed, are tested in wafer-sort process.

# **Typical Characteristics**




Figure 4. V<sub>DD-ON</sub> vs. Temperature




Figure 6. V<sub>DD-OFF2</sub> vs. Temperature




Figure 8. V<sub>DD-LH</sub> vs. Temperature




Figure 10. V<sub>AC-ON</sub> vs. Temperature




Figure 5. V<sub>DD-OFF1</sub> vs. Temperature




Figure 7. V<sub>DD-OVP</sub> vs. Temperature




Figure 9. IDD-OP1 vs. Temperature




Figure 11. V<sub>AC-ON</sub> – V<sub>AC-OFF</sub> vs. Temperature

# **Typical Characteristics**




Figure 12. V<sub>FB-OPEN</sub> vs. Temperature




Figure 14. Z<sub>FB</sub> vs. Temperature




Figure 16. fosc vs. Temperature




Figure 13.  $V_{FB-OLP}$  vs. Temperature




Figure 15. IPK vs. Temperature




Figure 17. fosc-g vs. Temperature

# **Functional Description**

## **Startup Operation**

The HV pin is typically connected to the AC line input through two external diodes and one resistor ( $R_{HV}$ ), as shown in Figure 18. When the AC line voltage is applied, the  $V_{DD}$  hold-up capacitor is charged by the line voltage through the diodes and resistor. After  $V_{DD}$  voltage reaches the turn-on threshold voltage ( $V_{DD-ON}$ ), the startup circuit charging  $V_{DD}$  capacitor is switched off and  $V_{DD}$  is supplied by the auxiliary winding of the transformer. Once the FSB-series starts, it continues operation until  $V_{DD}$  drops below 6 V ( $V_{DD-OFF1}$ ). The IC startup time with a given AC line input voltage is:

$$t_{STARTUP} = R_{HV} \cdot C_{DD} \cdot \ln \frac{V_{AC-IN} \cdot \frac{2\sqrt{2}}{\pi}}{V_{AC-IN} \cdot \frac{2\sqrt{2}}{\pi} - V_{DD-ON}}$$
(1)




Figure 18. Startup Circuit

## **Brown-in/out Function**

The HV pin can detect the AC line voltage using a switched voltage divider that consists of external resistor ( $R_{HV}$ ) and internal resistor ( $R_{LS}$ ), as shown in Figure 18. The internal line sensing circuit detects the real RMS value of the line voltage using sampling circuit and peak detection circuit. Since the voltage divider causes power consumption when it is switched on, the switching is driven by a signal with a very narrow pulse width to minimize power loss. The sampling frequency is adaptively changed according to the load condition to minimize the power consumption in light-load condition.

Based on the detected line voltage, brown-in and brownout thresholds are determined. Since the internal resistor ( $R_{LS}$ ) of the voltage divider is much smaller than  $R_{HV}$ , the thresholds are given as:

$$V_{BROWN-IN}(RMS) = \frac{R_{HV}}{200k} \cdot \frac{V_{AC-ON}}{\sqrt{2}}$$
 (2)

$$V_{BROWN-OUT}(RMS) = \frac{R_{HV}}{200k} \cdot \frac{V_{AC-OFF}}{\sqrt{2}}$$
 (3)

#### PWM Control

The FSB-series employs current-mode control, as shown in Figure 19. An opto-coupler (such as the H11A817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the  $R_{\text{sense}}$  resistor makes it possible to control the switching duty cycle. A synchronized positive slope is added to the SenseFET current information to guarantee stable current-mode control over a wide range of input voltage. The built-in slope compensation stabilizes the current loop and prevents sub-harmonic oscillation.




Figure 19. Current Mode Control

## Soft-Start

The FSB-series has an internal soft-start circuit that progressively increases the pulse-by-pulse current limit level of MOSFET during startup to establish the correct working conditions for transformers and capacitors, as shown in Figure 20. The current limit levels have nine steps, as shown in Figure 21. This prevents transformer saturation and reduces stress on the secondary diode during startup.




Figure 20. Soft-Start and Current-Limit Circuit




Figure 21. Current Limit Variation During Soft-Start

# Adjustable Peak Current Limit & H/L Line Compensation for Constant Power Limit

To make the limited output power constant regardless of the line voltage condition, a special current-limit profile with sample and hold is used (as shown in Figure 22). The current-limit level is sampled and held at the falling edge of gate drive signal as shown in Figure 23. Then, the sampled current limit level is used for the next switching cycle. The sample-and-hold function prevents sub-harmonic oscillation in currentmode control.

The current-limit level increases as the duty cycle increases, which reduces the current limit as duty cycle decreases. This allows lower current-limit level for highline voltage condition where the duty cycle is smaller than that of low line. Therefore, the limited maximum output power can remain constant even for a wide input voltage range.

The peak current limit is programmable using a resistor on the IPK pin. The internal current 50 µA source for the IPK pin generates voltage drop across the resistor. The voltage of the IPK pin determines the current-limit level. Since the upper and lower clamping voltage of the IPK pin are 3 V and 1.5 V, respectively, the suggested resistor value is from 30 k $\Omega$  to 60 k $\Omega$ .




Figure 22. I<sub>LMT</sub> vs. PWM Turn-On Time




Figure 23. Current Limit Variation with Duty Cycle

# mWSaver™ Technology

## AX-CAP<sup>™</sup> to Remove X-Cap Discharge Resistor

The EMI filter in the front end of the switched mode power supply typically includes a capacitor across the AC line connector, as shown in Figure 24. Most of the safety regulations, such as UL 1950 and IEC61010-1, require the capacitor be discharged to a safe level within a given time after unplugged from the power outlet. Typically a discharge resister across the capacitor is used to ensure the capacitor is discharged naturally, which however introduces power loss of the power supply. As power level increases, the EMI filter capacitor tends to increase, requiring a smaller discharge resistor to maintain same discharge time. This typically results in more power dissipation in high-power applications. The innovative AX-CAP™ technology intelligently discharges the filter capacitor only when the power supply is unplugged from the power outlet. Since the AX-CAP™ discharge circuit is disabled in normal operation, the power loss in the EMI filter size can be virtually removed.




Figure 24. AX-CAP™ Circuit

#### **Green Mode**

The FSB-series modulates the PWM frequency as a function of FB voltage, as shown in Figure 25. Since the output power is proportional to the FB voltage in currentmode control, the switching frequency decreases as load decreases. In heavy-load conditions, the switching frequency is 100 kHz. Once V<sub>FB</sub> decreases below V<sub>FB-N</sub> (2.6 V), the PWM frequency linearly decreases from 100 kHz to 23 kHz to reduce switching losses at lightload condition. As V<sub>FB</sub> decreases to V<sub>FB-G</sub> (2.4 V), the switching frequency is fixed at 23 kHz.

As V<sub>FB</sub> falls below V<sub>FB-ZDC</sub> (2.1 V), the FSB-series enters Burst Mode operation, where PWM switching is disabled. Then, the output voltage starts to drop, causing the feedback voltage to rise. Once V<sub>FR</sub> rises above V<sub>FR</sub>-ZDCR, switching resumes. Burst Mode alternately enables and disables switching, thereby reducing switching loss to reduce power consumption, as shown in Figure 26.




Figure 25.




Figure 26. Burst-Mode Operation

## **Protections**

The FSB-series provides protection function, that include Overload / Open-Loop Protection (OLP), Over-Voltage Protection (OVP), and Over-Temperature Protection (OTP). All the protections are implemented as Auto-Restart Mode. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes  $V_{DD}$  to fall. When  $V_{DD}$  falls to 6 V, the protection is reset and HV startup circuit charges  $V_{DD}$  up to 12 V, allowing re-startup.

### Open-Loop / Overload Protection (OLP)

Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited and maximum input power is limited. If the output consumes more than the limited maximum power, the output voltage ( $V_O$ ) drops below the set voltage. Then the current through the opto-coupler LED and the transistor become virtually zero and FB voltage is pulled HIGH as shown in Figure 27. If feedback voltage is above 4.6 V for longer than 56 ms, OLP is triggered. This protection is also triggered when the feedback loop is open due to a soldering defect.




Figure 27. OLP Operation

#### **V<sub>DD</sub> Over-Voltage Protection (OVP)**

If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes virtually zero. Then feedback voltage climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. Since Vpp voltage


is proportional to the output voltage by the transformer coupling, the over voltage of output is indirectly detected using  $V_{\rm DD}$  voltage. The OVP is triggered when  $V_{\rm DD}$  voltage reaches 28 V. Debounce time (typically 150  $\mu$ s) is applied to prevent false triggering by switching noise.

### **Over-Temperature Protection (OTP)**

The SenseFET and the control IC are integrated in one package. This makes it easy for the control IC to detect the abnormal over temperature of the SenseFET. If the temperature exceeds approximately 140°C, the OTP is triggered and the MOSFET remains off. When the junction temperature drops by 25°C from OTP temperature, the FSB-series resumes normal operation.

#### Two-Level UVLO

Since all the protections of the FSB-series are autorestart, the power supply repeats shutdown and restartup until the fault condition is removed. FSB-series has two-level UVLO, which is enabled when protection is triggered, to delay the re-startup by slowing down the discharge of V<sub>DD</sub>. This effectively reduces the input power of the power supply during the fault condition, minimizing the voltage/current stress of the switching devices. Figure 28 shows the normal UVLO operation and two-step UVLO operation. When V<sub>DD</sub> drops to 6 V without triggering the protection, PWM stops switching and V<sub>DD</sub> is charged up by the HV startup circuit. Meanwhile, when the protection is triggered, FSB-series has a different V<sub>DD</sub> discharge profile. Once the protection is triggered, the IC stops switching and V<sub>DD</sub> drops. When V<sub>DD</sub> drops to 9 V, the operating current becomes very small and  $V_{DD}$  is slowly discharged. When  $V_{DD}$  is naturally discharged down to 6 V, the protection is reset and V<sub>DD</sub> is charged up by the HV startup circuit. Once V<sub>DD</sub> reaches 12 V, the IC resumes switching operation.



# **Typical Application Circuit**

Application	Fairchild Devices	Input Voltage Range	Output
Standby Auxiliary Power	FSB127H	85 V <sub>AC</sub> ~ 265 V <sub>AC</sub>	5 V / 3.2 A




Figure 29. Schematic of Typical Application Circuit

# **Typical Application Circuit** (Continued)

# **Transformer Specification**

Core: El 22Bobbin: El 22




Figure 30. Transformer Specification

	Pin (S → F)	Wire	Turns	Winding Method			
Na	4 → 5	0.15φ×1	12	Solenoid Winding			
Insulation: Polyester Tape t = 0.025 mm, 1-Layer							
N <sub>p</sub> /2	3 → 2	0.27φ×1	31	Solenoid Winding			
Insulation: F	Polyester Tape t = 0.025 mm	ı, 2-Layer					
N <sub>5V</sub>	6 → 10	0.55φ×2	5	Solenoid Winding			
Insulation: F	Polyester Tape t = 0.025 mm	ı, 2-Layer					
N <sub>p</sub> /2	2 → 1	0.27φ×1	31	Solenoid Winding			
Insulation: Polyester Tape t = 0.025 mm, 2-Layer							

	Pin	Specification	Remark
Primary-Side Inductance	1-3	900 μH ±10%	100 kHz, 1 V
Primary-Side Effective Leakage	1-3	< 30 μH Maximum	Short All Other Pins

# **Physical Dimensions** 0.400 10.160 0.355 9.017 5 PIN 1 INDICATOR 0.280 **7**.112 0.240 6.096 0.015 [0.389] GAGE PLANE HALF LEAD 4X **FULL LEAD 4X** 0.005 [0.126] 0.005 [0.126] MIN 0.325 8.263 0.300 7.628 MAX 0.210 [5.334] **SEATING PLANE** 0.150 3.811 0.115 2.922 MIN 0.015 [0.381] 0.100 [2.540] 0.300 [7.618] 0.045 [1.144] 4X 0.430 [10.922] $\mathsf{MAX}$ 0.070 [1.778] 4X 0.045 [1.143] ⊕ 0.10M C NOTES: A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA B) CONTROLING DIMS ARE IN INCHES C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1982

Figure 31. 8-Pin, Dual In-Line Package (DIP)

E) DRAWING FILENAME AND REVSION: MKT-N08MREV1.

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>.





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ FPS™ AccuPower™ F-PFS™ AX-CAP® FRFET<sup>®</sup> Global Power Resource BitSiCT GreenBridge<sup>1</sup> Build it Now™ Green FPST CorePLUS<sup>TI</sup> CorePOWER™ Green FPS™ e-Series™ **CROSSVOLT**<sup>TM</sup> Gmax™ **CTL™ GTO™** Current Transfer Logic™ IntelliMAX™ DEUXPEED<sup>®</sup> ISOPLANAR™ Dual Cool™ Making Small Speakers Sound Louder EcoSPARK® and Better™ EfficientMax™ MegaBuck™

MICROCOUPLER™ ESBC MicroFET\* MicroPak\* Fairchild® MicroPak2™ Fairchild Semiconductor® MillerDrive™ FACT Quiet Series MotionMax™ FACT® mWSaver™ OptoHiT™ FastvCore™ OPTOLOGIC®

PowerTrench® PowerXS™ Programmable Active Droop™ QFET QSTM Quiet Series™ RapidConfigure™ Saving our world, 1mW/W/kW at a time™ SignalWise<sup>™</sup> SmartMax™ SMART START

Solutions for Your Success™ SPM STEALTH™ SuperFET<sup>®</sup> SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Sync-Lock™ SYSTEM STENERALS

TinyBoost™ TinyBuck 18 TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* uSerDes™ UHC

Ultra FRFET™ UniFET™ VCX™ VisualMax™ VoltagePlus™ XS™

OPTOPLANAR®

#### DISCLAIMER

FETBench™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

#### PRODUCT STATUS DEFINITIONS

Definition of Terms			
Datasheet Identification	Product Status	Definition	
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.	
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.	
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.  The datasheet is for reference information only.	

Rev. 164

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor